

Compal Confidential

** Schematics Document

AMD FP5 with DDR4


AIO M/B

01/21, 2021

REV : 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2019/08/01	Deciphered Date	2018/10/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title		Cover Page	
		Size	Document Number	Rev	
		Custom	LA-K901P	0.1	
		Date:	Monday, January 25, 2021	Sheet	1 of 121

Block Diagram



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/08/01	Deciphered Date	2012/09/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Black Diagram
				Document Number
				LA-K901P
				Rev 0.1
				Date: Monday, January 25, 2021
				Sheet 2 of 121

PCIE(GFX) Port Table	
Port	Device
0	SSD
1	SSD
2	SSD
3	SSD

PCIE(GPP) Port Table	
Port	Device
0	LAN
1	WLAN
2	NC
3	NC

SATA Port Table	
Port	Device
0	HDD
1	ODD

DP Port Table	
Port	Device
0	eDP
1	HDMI
2	NC

USB2.0 Port Table		
Port	Device	OC# Pin
0	CAMERA	OC#0
1	USB 2.0 Rear IO Port 2	OC#0
2	USB 3.1 Rear IO Port1	OC#2
3	USB 3.1 Rear IO Port2	OC#3
4	USB 2.0 HUB	NA
5	TOUCH	NA

USB2.0 HUB Port Table	
Port	Device
1	WLAN/BT
2	Card Reader
3	USB 2.0 Rear IO Port 1
4	NC

USB3.0 Port Table	
Port	Device
0	NC
1	NC
2	USB3.0 (Rear IO)
3	USB3.0 (Side IO)

BOARD ID Table	
Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	

BOM Structure Table

BOM Structure	BTO Item
F B	6 L A g P E
@ H @ x x x	U B p
F @	f s p o h
C N @	C h e r p e r f c o t l o b y M
M @	M i p p e l m o g e t
@ M @	M i u p p e l m o g e t
M @	M e d p p e l m o g e t
@ S @	E d u p p e l m o g e t
R @	F B p e l m o g e t
@ F @	B u r e c o p h h
@ i g d	A e i p p e l m o g e t
@ i g d	A e i p p e l m o g e t
F @	P r h t a b g
M @ S	P r h t a b g
S @	P r s i m p e l m o g e t
N t o @	o n u p n f m p p e l m o g e t
n t o @	o i h n g n f m p p e l m o g e t
F @ N	H T M
S i m @	w T M
M @	m a p s e h d p p e l m o g e t
N t o @	N i s p o t m a p s e h d p p e l m o g e t
M A @	S i t o w r o p p e l m o g e t
N M R @	S i s p o t s m f p o t o n p p e l m o g e t
H B	U B H B
R M	P r b o o p p n
@ i H E M @	P r a n s i H E M p p o t
@ i G E M @	P r a n s i G E M p p o t

Voltage Rails

Power Plane	Description	S0	S3	S4/S5
+DC20V	AC or battery power rail for power circuit.	N/A	N/A	N/A
+RTC_APU_S5	1.5V RTC power	ON	ON	ON*
+3V3_DSW	3.3V DSW on power rail	ON	ON	ON*
+3VALW_S5	3.3V always on power rail	ON	ON	ON
+5VALW_S5	5V always on power rail	ON	ON	ON
+1.8VALW_S5	1.8V always on power rail	ON	ON	ON
+0.9VALW_S5	0.9V always on power rail	ON	ON	ON
+1.2V_VDDQ_S3	1.2V power rail for DDR4	ON	ON	OFF
+2.5V_S3	2.5V power rail for DDR4	ON	ON	OFF
+0.6VS_VTT_S0	0.6V switched power rail for DDR4 terminator	ON	OFF	OFF
+5VS_S0	5V switched power rail	ON	OFF	OFF
+3VS_S0	3.3V switched power rail	ON	OFF	OFF
+12VS_S0	12V switched power rail	ON	OFF	OFF
+1.8VS_S0	1.8V switched power rail	ON	OFF	OFF
+0.9VS_S0	0.9V switched power rail	ON	OFF	OFF
+APU_VDDSOC	Core voltage for processor core current	ON	OFF	OFF
+APU_VDDCORE	Voltage for processor VDDCR	ON	OFF	OFF
+1.5VS_CODEC_S0	1.5V for Audio Codec AVDD2	ON	OFF	OFF


SKU (UMA&DIS)	GOC50/51 SQV BOM Configure Table
431AQ338L01 Converter (UMA)	C B P U 7 C Z M A B S W T M 1 1 H A B c X B
431AQ338L02 Converter (UMA)	C B P U 5 C Z M A B S W T M 1 H A B c X B
431AQ338L03 Converter (UMA)	C B P U 3 C Z M A B S W T M 1 H A B c X B
431AQ338L04 Converter (UMA)	C B P U 5 C Z M A B S W T M 1 H A B c X B
X4EAQ338L01 (EMC)	M E D 3 I H E

EC SM Bus0 Address		
Device	Address	HEX
APU	1001-1000xb	98H

PCH SM Bus Address		
Device	Address	HEX
DDR(JDIMM1)	WRITE:0xA0 READ:0xA1	

EC SM Bus2 Address		
Device	Address	HEX
Converter RTD-2136N	1001-0100xb	94H
LCD Backlight	0110-0010xb	62H

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
				Size Document Number
				Custom LA-K901P
				Date: Monday, January 25, 2021 Sheet 3 of 121




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/08/01	Deciphered Date	2012/09/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-K901P
				Date	Monday, January 25, 2021
				Sheet	4 of 121
				Rev	0.1

Platform Power Sequence



PCB NAME:
REVISION:
DATE:

Power Sequence_AMD Dali FP5

G3->S5->S0




POWER RAIL WHICH IS RED ARE NOT USED BY APU
DON'T NEED SEQUENCE CONTROL FOR THEM





Security Classification		Compel Secret Data		Compel Electronics, Inc.	
Issued Date	2019/08/01	Deciphered Date	2012/08/12	Title	
				Power Sequence	
				Rev	0.1
				Doc#	LA-K901P
				Issue	Monday, January 25, 2021
				Sheet	6 of 151


Main Func = CPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/08/01	Deciphered Date	2019/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FP5 PCIE/SATA	
Size	Custom	Document Number	LA-K901P		Rev
				0.1	
Date:		Monday, January 25, 2021		Sheet	6 of 121



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/08/01	Deciphered Date	2019/12/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-K901P	0.1
				Date	Monday, January 25, 2021
				Sheet	7 of 121




Security Classification		Compal Secret Data		Compal Electronics, Inc.									
Issued Date		2019/08/01		Deciphered Date		2019/12/25		Title					
								FP5 DDR4 MEMORY B I/F					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.													
						Document Number		Rev					
						LA-K901P		0.1					
						Date: Monday, January 25, 2021		Sheet 8 of 121					


Main Func = CPU

DP0: eDP
DP1: HDMI
DP2: N/A
DP3: N/A














+LCDVDD_CONN PWR switch enable pin VIH=1.2V










HDT+ (debug + HDT@)



Security Classification		Compal Secret Data		Title	
Issued Date	2019/08/01	Deciphered Date	2019/12/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FP5 DISP/MISC/HDT	
Size	Customer	Document Number	Rev	LA-K901P	
Date:	Monday, January 25, 2021	Sheet	9 of 121	0.1	



STRAPS	DEFINITION
SPI_CLK	1: Use 48MHz Crystal Clock and Generate both internal and external clocks (Default) 0: Use 100MHZ PCIe clock as reference clock and generate internal clocks only
SYS_RST#	1: Normal reset mode (Default) 0: short reset mode









Figure 98. FP5 Type 2 Processor USB Controller to Port Mapping—No USB-C Connector

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/08/01	Deciphered Date	2019/12/25	Title	FP5 DDR4 MEMORY I/F
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-K901P
				Date: Monday, January 25, 2021	Sheet 12 of 121




Note : Cap placemet need to close APU




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/08/01	Deciphered Date	2019/12/25	Title	FP4 PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJ DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu	Document Number	Rev
				Custom	LA-J691P01	0.
Date:				Monday, January 25, 2021	Sheet	15 of 121

CHANNEL-A





```
SPD ADDRESS FOR CHANNEL A :
WRITE ADDRESS:
READ ADDRESS:
SA0 = 1; SA1 = 0; SA2 = 0.
```




20210114 CD1,CD2,CD3,CD4,CD5,CD6,CD7,CD8 SE000005T80 (10U_0603) --> SE000000UD00 (10U_0402)

(4 . 0 mm) STD




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/06/01	Deciphered Date	2018/10/01	Title	DDR4 DIMM1	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. ANY VIOLATION OF THIS POLICY MAY RESULT IN LEGAL ACTION. THE DESIGN OF THIS DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS NOT TO BE REPRODUCED OR DISSEMINATED WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. ANY REPRODUCTION OR DISSEMINATION OF THIS DRAWING WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. ANY VIOLATION OF THIS POLICY MAY RESULT IN LEGAL ACTION.</p>				Size	Document Number	Rev
					LA-K901P	0.1
				Date	Monday, January 25, 2021	
					Sheet	23 of 124

CHANNEL-B





```
SPD ADDRESS FOR CHANNEL B :
WRITE ADDRESS:
READ ADDRESS:
SA0 = 0; SA1 = 0; SA2 = 0.
```





20210114 CD31~38 SE000005T80 (10U_0603) --> SE000000UD00 (10U_0402)


(8.0 mm) STD






Security Classification	Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2018/08/01	Deciphered Date	2018/10/01	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET AND ITS CONTENTS ARE NOT TO BE REPRODUCED, COPIED, TRANSMITTED, OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.</p>			Title	DDR4 DIMM2
			Docu. Number	Rev
			LA-K901P	0.1
			Date	Monday, January 25, 2021
			Sheet	24 of 124




From CPU



To EC




External EEPROM Mode



20200903 Add CVTEDID_WP control by EC
20201006 Add RCV54 to pull-down CVTEDID_WP

LVDS CONNECTOR



www.teknisi-indonesia.com




To LVDS Converter IC

To Scaler

		Pin 45	
		0	1
Pin 46	0	X	
	1	EEP Mode	EEPROM



		Pin 47	
		0	1
Pin 48	0	X	EEP Mode
	1	EEP Mode	EEPROM

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title	LVDS Converter RTD2136N
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-K901P
				Date	Monday, January 25, 2021
				Sheet	38 of 121
				Rev	0.1




Touch



20201116 Add UTO1 load switch for MSB.



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVD5/DMIC/CAM/Touch		
				Size	Document Number	Rev
				Custom	LA-K901P	0.1
Date:				Monday, January 25, 2021	Sheet	39 of 121



The diagram illustrates the HDMI interface connection between two modules, DHO2 and DHO1, and an external connector. The DHO2 module (PESD5V0U2BT_SOT23-3) is connected to the DHO1 module (PESD5V0U2BT_SOT23-3) via an HDMI cable. The DHO1 module is connected to the LOTES_AHDM0018-P001A HDMI connector. The diagram shows the connection of various signals including DMIOUT_R_D2+, DMIOUT_R_D2-, DMIOUT_R_D1+, DMIOUT_R_D1-, DMIOUT_R_D0+, DMIOUT_R_D0-, DMIOUT_R_CK+, DMIOUT_R_CK-, DMIOUT_SCLK, DMIOUT_SDAT, +5VS_HDMI_S0, and DMIOUT_RPD. It also shows the connection of ground pins (GND4, GND3, GND2, GND1) and power pins (CEC, SCL, SDA, DDCC/CEC_GND, +5V, HP_DET).

[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title HDMI OUT		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-K901P	0.1
				Date:	Monday, January 25, 2021	Sheet 40 of 121

20201102 RL29 -> 0603 0 ohm


60mil

1 NMSB@
RL29

0.0603_5%


300mA-1200

FOR MSB




40 mils

Close to Pin 11,23



60 mils



Close to pin 3,8,30,24

WOL	status	Yellow
don't care	No Link	off
off(ME WOL and Host WOL should be disable both)	S3/S4/S5	off
on	10M_inactive	
on	10M_active	
on	100M_inactive	
on	100M_active	
on	1G_inactive	
on	1G_active	

always on

blinking

```
20200914 CRL1~CRL8 BOM Structure
0.1U --> 8111H_EMI@
0 ohm --> 8111G_EMI@
```

 CRL1
8111G_EMI@

RTL8111G-CG 0ohm resistor


 CRL5
 8111G EMI®
 RTL8111G-CG 0ohm resistor

RTL8111G-CG 0ohm resistor



RTI 811G-CG 0ohm resistor



RTI 811G-CG 0ohm resistor



RTL8111G-CG 0ohm resistor




RTL8111G-CG 0ohm resistor



RTL8111G-CG 0ohm resistor





RTL8111G-CG 0ohm resistor





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title	LAN RTL8111G	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu	Document Number	Rev
				Custom	LA-K901P	0.1
Date:	Monday, January 25, 2021		1	Sheet	51	of 121

WLAN (WIFI/BT Combo)


20201102 RWL26/RWL27 -> 0603 0 ohm

**WLAN Conn.**

NGFF E-KEY



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title	WLAN (NGFF)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K901P	0.1
				Date	Monday, January 25, 2021	Sheet




20201112 Add RAA54/RAA55/RAA56/RAA57 for EC_SPKR control condition.

```


=====
Beep for EC Control
=====

```



```
.....
20200903 Reserve   APU_SPKR to AMP_L
.....
```

20201123 RAA26/RAA29/RAA33/RAA35 Change to X76@




```
20200915  RAA49 --> RAA14  , CAA57 --> CAA33
          RAA14 --> RAA49  , CAA33 --> CAA57
```




20200915 UAA1 / RAA14 / RAA15 / CAA33, BOM Structure --> X76@

Speaker Conn.

3Wx2 4ohm Speaker










GAIN1	GAIN0	AV(inv)	INPUT IMPEDANCE
0	0	20dB	60Kohm
0	1	26dB	30Kohm
1	0	32dB	15Kohm
1	1	36dB	9Kohm




20200922 DAA1 swap pin.

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/12/25	Deciphered Date	2016/12/15	Title Amp TPA3110		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-K901P	Rev 0.1
				Date: Monday, January 25, 2021	Sheet 57 of 121	




POWER ON SETTING PIN				
PIN	Name	0	1	Strapping Power
31	2E_4E_SEL	IO Address: 2E/2F	IO Address: 4E/4F	VCC
27	eSPI_EN	Disable eSPI Interface	Enable eSPI Interface	VSB
32	DIS_HWACPI_EN	Hardware ACPI could take over related signals	Hardware ACPI never takes over related signals	VSB
15	DDR4_EN	Disable DDR4 Function	Enable DDR4 Function	VSB
96	AMD_EN	Disable AMD Mode	Enable AMD Mode	VSB
92	DSW_EN	Disable DSW Function	Enable DSW Function	VSB

SMBus Block Diagram



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-K901P	0.1
				Date: Monday, January 25, 2021	Sheet 61 of 121

System clock and Reset map




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RESERVE		
				Size B	Document Number	Rev 0.1
				Date:	Monday, January 25, 2021	Sheet 62 of 121


teknisi-indonesia.com

1.Nuvton_NPCT650LBAYX
2.ST_ST33HTPH2E32AAE8
3.Infineon_SLB 9670

20200918 TPM power change to +1.8VALW S5





20200930 CTP3 change to 1UF for Infineon



Part Number = SA0000AQ2A0



20200907 Correct TPM Part Number





TPM/TCM IC

(Default)


[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TPM		
				Size C	Document Number	Rev 0.
				LA-K901P		
Date: Monday, January 25, 2021				Sheet	66	of 121

SATA HDD Conn.





SATA ODD FFC Conn




20201113 UHD1/UD01 change EN# net to SATA_PWR_EN#


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title	HDD/ODD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	LA-K901P
				Date: Monday, January 25, 2021	Sheet 67 of 121





NGFF KEY M (SSD)






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title	SSD (M2) - PCIE SSD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-K901P
				Date	Monday, January 25, 2021
				Sheet	68 of 121



20201201 RCR1 -> 0 ohm_0603



CCR4,CCR5 place close to JCR1.6




Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CardReader RTS5140				
				Part Number				
				Custom	LA-K901P		Rev	0.1
				Date:	Monday, January 25, 2021		Sheet	70

Rear USB3.1 Port 1

USB2.0

USB3.0




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rear USB3.1 Port1	
Size	Document Number	Rev		0.1	
Custom	LA-K901P				
Date:	Monday, January 25, 2021	Sheet	71	of	121

Rear USB3.0 Port2


20201102 USB Port 80 change to JUSB2

For USB port 80




USB2.0


USB3.0




20201126 USB_KDBG_DET change to connect DUS4 , DUS4 -> ESD@



WLAN
CardReader
JUSB3



20200924 OVCUR4# pull-down disable Port4.








20180321 UUS7 change to SA00006S710
20180129 : UUS5/UUS7 CHANGE TO
SA00003Q10 S IC GL852G-OHG12 QFN28P
USB 2.0 MTT HUB

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/08/01	Deciphered Date	2015/01/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date:	Monday, January 25, 2021
				Sheet	75 of 121

Screw Hole

MB Hole




CPU Hole

3.8mm x 4


SSD Hole

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.1
				Date:	Monday, January 25, 2021	Sheet 76 of 121




Power Button


ON/OFF switch




THERMAL SENSOR




MB Amb




CPU VR




SSD





PCB







BARCODE




CPU




Security Classification			Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/08/01	Deciphered Date	2018/10/01	Title	PWR Conn./FAN/Thermal/SCREW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-K901P	0.1
Date:				Monday, January 25, 2021	Sheet	77 of 121




+3VDSW_S5 to +3VALW_S5 Transfer




+1.2V Discharge circuit





VTT Discharge circuit



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2019/08/01		2018/10/01		DC INTERFACE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		C		LA-K901P	
				Rev	
				0.1	
				Date: Monday, January 25, 2021	
				Sheet 78 of 121	






1st source: LV6576D
2nd source: GS7225BTQ-RLV

Vfb=2V

Typ: 175mA
Min: 100mA

Vfb=2V



+3VALWP
Vin = 20V
Iin = $3.3 \times 6 / 0.85 / 20$
= 1.165A

Vout = $Vfb \times [1 + (Rt/Rb)]$
= $2 \times [1 + (13.3K/20K)]$
= 3.3V


+3VALWP
Imax=4.2A, Ipeak=6A; Fsw=355KHz
Iocp=(Rcs1*Itrip)/(8*Rdson)
Rds : L/S --> typ:10.2mohm ; max: 14mohm
Itrip=9-11 uA
Iocp(set)=10A-14A
Iin_ripple=1.56A
Output Cap. ESR=17mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=1.651A
LIR=Delta IL/Ipeak=0.275
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=269.83uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=1.56uF

+5VALWP
Vin = 20V
Iin = $5 \times 7 / 0.85 / 20$
= 2.06A

Vout = $Vfb \times [1 + (Rt/Rb)]$
= $2 \times [1 + (30K/20K)]$
= 5V


+5VALWP
Imax=4.9A, Ipeak=7A; Fsw=300KHz
Iocp=(Rcs1*Itrip)/(8*Rdson)
Rds : L/S --> typ:10.2mohm ; max: 14mohm
Itrip=9-11 uA
Iocp(set)=10A-14A
Iin_ripple=2.08A
Output Cap. ESR=17mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=2.660A
LIR=Delta IL/Ipeak=0.387
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=86.82uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=1.5uF

www.teknisi-indonesia.com



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/15	Deciphered Date	2013/08/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+3VALWP / +5VALWP
Size	C	Document Number		Rev
Date	Monday, January 25, 2021	Sheet	87 of 121	0.1

```
1st source: LV8231AGQW
2nd srouce: GS7272DQ3-RLV
```



Mode	Level	+0.6VSP	VTTREF_1.2V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off

+1.2VP
 $V_{in} = 20V$
 $I_{in} = 1.2 \cdot 7.8 / 0.85 / 20$
 $= 0.55A$

$$\begin{aligned} V_{out} &= V_{fb} * [1 + (R_t / R_b)] \\ &= 0.75 * [1 + (6.04K / 10K)] \\ &= 1.203V \end{aligned}$$

```
+1.2VP
Imax=5.46A, Ipeak=7.8A ;Fsw=350KHz
Iccp=Rcs1*Ittrp/(8*Rdsosn)
Rds: L/S -> typ:12.1mohm; max:14mohm
Ittrp=9-11u
Iccp(set)=11.7-15.6A
Itr ripple=1.2A
Output Cap. ESS=17mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)^T]*2.149A
IL=Delta IL/Ipeak*0.275
Iavg=[(Vout/Vin)*Delta IL*2]/[(Vout/Vin)^2-Vout^2]
=1101.89u
CINSLB=Load*Vout*(Vin-Vout)/(Fsw*(Vin^2-VINP))=0.44uF
```

+0.6VSP
TDC=0.42A
Ipeak=0.6A

LV8231A:
 Quiescent Current (GND Current)
 $I_Q(\text{typ}) = 0.135\text{mA}$
 $P_D(\text{MAX}) = (T_J(\text{MAX}) - T_A) / \theta_{JA} = 3.33\text{W}$
 $\theta_{JA} = 30^\circ\text{C/W}$

GS7272:
 Quiescent Current (GND Current)
 $I_Q(\text{typ}) = 0.4\text{mA}$
 $P_D(\text{MAX}) = (T_J(\text{MAX}) - T_A) / \theta_{JA} = 1.667\text{W}$
 $\theta_{JA} = 60^\circ\text{C/W}$

	main	2nd	
Vo	0.6	0.6	V
Vin	1.2	1.2	V
Io	0.6	0.6	A
PD	3.33	3.33	W
θJA	30	60	°C/W


$$\begin{aligned} V_{out} &= V_{fb} * [1 + (R_t / R_b)] \\ &= 0.8 * [1 + (34K / 16K)] \\ &= 2.5V \end{aligned}$$

+2.5VP
I_{max}=0.35, I_{peak}=0.5A ;
Current Limit=3.6A(Typ)~4.2A(Max)

LV9059:
Quiescent Current (GND Current)
IQ(typ)=0.6mA
PD(MAX) = (TJ(MAX) - TA) / θ_{JA} = 2.96W
 θ_{JA} = 33.7°C/W

Quiescent Current (GND Current)
 $I_Q(\text{typ}) = 1\text{mA}$
 $P_D(\text{MAX}) = (T_J(\text{MAX}) - T_A) / \theta_{JA} = 2\text{W}$
 $\theta_{JA} = 50^\circ\text{C/W}$


GS7166:
Quiescent Current (GND Current)
IQ(typ)=1mA
PD(MAX) = (TJ(MAX) - TA) / θJA =1.33W
θJA= 75°C/W



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title +1.2VPP+0.6VSP+2.5VP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OR PARD OFFICE TO ANY OTHER PERSONS UNLESS AUTHORIZED BY COMPAL ELECTRONICS, INC. THIS SHEET FOR WORK IN PROGRESS DOES NOT CONTAIN ANY DATA THAT BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date	Document Number
			Issue Date	Monday, January 25, 2021
			Sheet	89 of 121

1st source: LV5768A
 2nd srouce: UP1727P
 3rd srouce: GS7302ADTD-R


7x7x3
 Isat: 18A
 DCR: 20mΩ (Max)




+1.8VP
 $V_{in} = 5V$
 $I_{in} = 1.8 \times 2.5 / 0.85 / 5$
 $= 1.06A$

$V_{out} = V_{fb} \times [1 + (R_t / R_b)]$
 $= 0.6 \times [1 + (20K / 10K)]$
 $= 1.8V$

+1.8VP
 $I_{max} = 1.75A$, $I_{peak} = 2.5A$; $F_{sw} = 1MHz$
 Current Limit=4A
 $I_{in_ripple} = 0.84A$
 $\Delta IL = [(V_{in} - V_o) / L] \times [(V_{out} / V_{in}) \times T] = 0.524A$
 $LIR = \Delta IL / I_{peak} = 0.209$
 $C_{out} = [L \times (I_{out} + \Delta IL / 2)^2] / [(V_{out} + \Delta V)^2 - V_{out}^2]$
 $= 68.03\mu F$
 $CINBULK = I_{Load} \times V_{out} \times (V_{in} - V_{out}) / (F_{sw} \times V_{in}^2 \times VINPP) = 0.81\mu F$



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/12/26	Deciphered Date	2017/10/19	Title	+1.8V(LV5768)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Monday, January 25, 2021
				Sheet	90 of 121
				Rev	0.1



+VCCP_0.9VP
 $V_{in} = 20V$
 $I_{in} = 0.9 \times 5 / 0.85 / 20$
 $= 0.271A$

$V_{out} = V_{fb} \times [1 + (R_t / R_b)]$
 $= 0.7 \times [1 + (3.16K / 10K)]$
 $= 0.92V$

+VCCP_0.92V
 $I_{max} = 3.5A$, $I_{peak} = 5A$; $F_{sw} = 290K$
 $R_{ds} : L/S \rightarrow typ: 12.1m\Omega$; $max: 14m\Omega$
 $I_{ocp(set)} = 10A-14A$
 $I_{in_ripple} = 0.73A$
 $Output\ Cap. ESR = 10m\Omega$
 $\Delta IL = [(V_{in} - V_o) / L] \times [(V_{out} / V_{in}) \times T] = 1.976A$
 $LIR = \Delta IL / I_{peak} = 0.395$
 $C_{out} = [L \times (I_{out} + \Delta IL / 2)^2] / [(V_{out} + \Delta V)^2 - V_{out}^2] = 923.25\mu F$
 $CINBULK = I_{Load} \times V_{out} \times (V_{in} - V_{out}) / (F_{sw} \times V_{in}^2 \times VINPP) = 0.26\mu F$

Security Classification		Compal Secret Data		Title	
Issued Date	2013/08/29	Deciphered Date	2013/08/29	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
Date: Monday, January 25, 2021		Sheet 91 of 121			





Table 5. FP5 Processor Voltage Supply Currents

Supply ¹	Nominal Voltage at Pkg Ball (V) ²	Condition	SYSTEM CONFIGURATION					
			1	2	3	4	5	6
			12W	15W	25W	35W	45W	54W
VDDCR_VDD	Variable (0.65-TBD) ³	TDC ^{3A}	29	35	35	53	65	
		EDC ³	38	45		70	85	
		Max Loadstep ^{4B}	35	35		56	68	
VDDCR_SOC	Variable (0.72-TBD) ¹	TDC ¹			10			
		EDC				13		
		Max Loadstep ⁴			10			

+APU_VDDCORE




CPU back side

APU_CORE

22uF_0603 27 pcs
0.22uF_0402 8 pcs
180pF_0402 1 pcs
560uF_10m 3 pcs
330uF_9m 1 pcs

+APU_VDDCORE


+APU_VDDSOC



teknisi-indonesia.com

APU_CORE_SOC

22uF_0603 18 pcs
0.22uF_0402 8 pcs
180pF_0402 1 pcs
560uF_10m 2 pcs




+12VSP
 $V_{in} = 20V$
 $I_{in} = 12 \times 0.83 / 0.85 / 20$
 $= 0.59A$

$V_{out} = V_{fb} \times [1 + (R_t / R_b)]$
 $= 0.8 \times [1 + (140K / 10K)]$
 $= 12V$

+12VSP
 $I_{max} = 0.58A$, $I_{peak} = 0.83A$; $F_{sw} = 340KHz$
 Current Limit = 3.8A (Min)
 $I_{in_ripple} = 0.86A$
 $\Delta IL = [(V_{in} - V_o) / L] \times [(V_{out} / V_{in}) \times T] = 3.004A$
 $LIR = \Delta IL / I_{peak} = 1.202$
 $C_{out} = [L \times (I_{out} + \Delta IL / 2)^2] / [(V_{out} + \Delta V)^2 - V_{out}^2]$
 $= 4.23\mu F$
 $CINBULK = I_{Load} \times V_{out} \times (V_{in} - V_{out}) / (F_{sw} \times V_{in}^2 \times VINPP) = 0.62\mu F$

Security Classification	Compal Secret Data			Title	
Issued Date	2013/08/29	Deciphered Date	2017/10/19	+12VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	Rev
				Date: Monday, January 25, 2021	Sheet 111 of 121



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2020/11/13		Deciphered Date		2020/11/13		Title		P099-PWR-Backligh(OZ554E)	
Size		Document Number		Customer		P099-PWR-Backligh(OZ554E)		Rev		0.2	
Date		Sheet		112		of		121			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

